This paper proposes a wide output range and tri-mode BUCK circuit which utilizes PWM mode, PFM mode and PSM mode at heavy, light and very light loads respectively. By shutting down the majority of the internal modules, employing minimum loop control and reducing the quiescent current, the design could lower the static power consumption. The work, therefore, could increase efficiency at very light load. The proposed BUCK is fabricated using SMIC 0.18 µm process. Test results show that when the input is 4 V and the output is 1.8 V, the efficiency of the proposed BUCK is 90% and 85% at 300 mA and 5 mA load current respectively.
Introduction
With the continuous development of consumer electronics, especially for portable devices such as mobile phones, the power consumption of the mobile chips is continuously increased at the same time. BUCK DCDC converter technology has been increasingly used in this field to reduce power consumption. At the same time, considering multiple complex applications of the phone operation system, not only the efficiency under high current load, but also the light load efficiency when the system is in sleep status is needed to be taken into account, especially when the latter truly reflects the phone's standby time. Since the load of BUCK is usually a digital chip for the mobile application, the output ripple is required to be very low, even less than 25 mV. As a result, output ripple is a more sensitive parameter for digital chip than efficiency. Efficiency will only effect the power dissipation, but output ripple will result in both the abnormal of logic and uncontrollable of power dissipation.
BUCK modulator usually uses PWM [1, 2] (Pulse Width Modulation) control under CCM (continuous conduction mode) state with large load current. When the circuit switches to light load current, the system is in DCM (discontinuous conduction mode) state, the efficiency of the circuit is affected by many factors such as dead time and is more sensitive than CCM. If PWM control is still used in this situation, the efficiency will drop dramatically. In order to improve light load efficiency, by optimizing the driver control of power output device, some of designs reduce the switching losses [3, 4] . Some researches use digital control to optimize light load efficiency, such as the sigma-delta modulation proposed in [5] . The light load efficiency can also be improved by optimizing the dead time of power switch and adjustment size of power output device [6] . However, the most popular technology used to improve efficiency is switching the circuit into PFM (Pulse Frequency Modulation) mode when the circuit is working under DCM state by using heavy and light load dual-mode [7, 8] . Comparing with PWM mode, PFM shows higher efficiency under light load due to its frequency modulation characteristics. However, the quiescent current in PFM mode is still relatively high because the operational amplifier loop which is used to control the system consumes considerable power. The best efficiency of reference designs [3, 6, 9] in PFM is lower than 80%. Thus, the demand of high efficiency could not be met if the load is extremely low (lower than 5 mA, for example).
In this paper, a BUCK converter containing PWM, PFM and PSM (Pulse skip Modulation) modes is proposed for mobile phone PMU (Power Management Units) application. The circuit diagram is showed in Fig. 1 . The internal register of PMU is controlled by DBB (Digital Baseband) through the I2C interface. Register control circuit switches the loop between the two states. The first state is PWM and PFM automatic switching control. When applications for mobile phone systems, under large load, ripple optimization could be reached through PWM mode. Under light load, the circuit is working in PFM mode and the efficiency is still at a high level. It should be noted that due to no mobile phone software control is operated between light and heavy load switch, DBB cannot send a signal to control BUCK to change the operating loop state. Therefore, it needs auto transition technology between PWM and PFM modes. In addition, before mobile phone enters into sleep mode, phone software system will make the digital chip which is load of BUCK into low power state or shut down. At this time, the load current of BUCK becomes very low or even just the leakage current of the digital chip. As a result, the DDB will switch the BUCK into second state by setting the corresponding register through I 2 C interface, and the BUCK is in low power mode. While under this very light load, a new PSM mode is proposed. In this mode, only a low-power comparator is used to control the entire work loop circuit, and the number of the circuit in the loop is decreased to the minimum one. The new design can minimize the static power consumption and effectively enhance the efficiency under very light load. The efficiency is 85% under 5 mA loads and hence can realize high efficiency over full load range. The output voltage range covers 0.5 to 3.4 V, and 800 mA loads can be driven. Fabricated using SMIC 0.18 µm process, efficiency higher than 85% can be reached for load current from 5 to 800 mA. When output is 1.8 V, loads is 10 mA, and output capacitor is 10 µF, the output ripple is only 10 mV, which is more lower than similar works. Fig. 2 shows the circuit architecture of PWM and PFM. VFB is feedback voltage divided by the output voltage through R1 and R2. VFB and reference voltage REF1 are respectively the negative and positive inputs of EA, the output voltage of EA is V C , V R is added by the ramp-on-a-step current-sensing voltage V SE and slope compensation voltage V SL . The circuit detects the output V out and regulates V C . In PWM mode, at every clock pulse, logic control block is reset, causing PMOS transistor to turn on. The PWM comparator compares the V R to V C . Hence when the peak of V R equals V C , the PWM output goes positive, set logic control block, PMOS power transistor turns off and NMOS power transistor turns on. The duration of the on state of PMOS transistor equals D Ã T, where D is the duty cycle set by the logic control, expressed as a ratio of the switch on time to the time of one complete switching cycle, T. When VFB is higher than REF1, V C become lower, the duty cycle is decreased and the output V out will decrease. When VFB is lower than REF1, V C becomes higher, and the duty cycle is increased which makes the output V out increased.
When the loads become lower, the output V out gradually increases. V C decreases to be lower than REF2, the output of PFM comparator control transits from low to high. This will trigger the state of PFM and consequently turn off PMOS and NMOS power transistors. V out will decrease during off state of PMOS and NMOS power transistors. When PFM signal is low, PMOS and NMOS power transistors continue to work. The circuit essentially regulates the low peak of V C and sets the high peak when V C increases to hysteretic high threshold. Fig. 3 shows the main waveforms of PWM and PFM modes. Under PWM mode, PMOS and NMOS power transistors turn on and off once during each switch cycle. But for PFM mode, the PMOS and NMOS power transistors will be in on or off states only if the PFM signal is low. In addition, the PFM signal is useful to determin when it is necessary to transit into the PFM mode, the circuit is auto transition between PWM and PFM modes, according to the relationship between V C and REF2. Fig. 4 shows circuit architecture and main waveforms of PSM mode under DCM mode. When mobile phone is in sleep mode controlled by software of phone, the internal register of low power mode is wrote by DDB though I 2 C interface. The circuit is under PSM mode, only one reference and one PSM comparator are used. For each waveform, a switching cycle consists of three parts. During t1, VFB voltage equals the low threshold REF3 set by the internal control logic, PMOS power transistor is on, NMOS power transistor is off and the input power supply storages energy into inductance and provides current to load. When VFB reaches to the high threshold REF4 at the start point of t2, PMOS power transistor switches off, NMOS power transistor switches on and the inductance starts to freewheel. After the inductance finished discharging, during t3, both PMOS and NMOS power transistors switch off, the voltage of SW terminal equals DC voltage of V out and the output capacitor provides load current.
PSM mode
Through analyzing power consumption of the BUCK circuit, an optimization solution to enhance efficiency is given. The power consumption of the BUCK circuit consists of three parts, DC loss (P dc ), AC losses (P ac ), and circuit static loss (P q ). Among them, P dc mainly refers to the power loss caused by the on-resistance of the PMOS and NMOS power transistors. P ac losses mainly due to the charge and discharge of gate capacitances C n and C p when the PMOS and NMOS power transistors switch between on and off states. While circuit static loss means analog control circuit static power consumption, such as the current consumption of the internal reference circuits. According to reference [10], the power loss is given. The DC loss of NMOS and PMOS power transistors is given by:
Where R dsonðPMOSÞ and R dsonðNMOSÞ is on-resistance of PMOS and NMOS power transistors. The AC loss of PMOS power transistor P ac ðPMOSÞ , and AC loss of NMOS power transistor P acðNMOSÞ , are calculated out as formula (3) and (4) respectively:
Besides, the circuit static loss is given in formula (5)
When the circuit work at very light loads condition, for instance, lower than 10 mA, the DC loss P dc and static loss P q are main sources of power consumption. Increasing width to length ratio of NMOS and PMOS power transistors can reduce R dson to decrease P dc . However, this method will result in several problems including higher P ac due to the larger C p and C n , and higher output ripple under DCM mode resulted from lower R dson . But large output ripple is not acceptable in mobile phone application. In this paper, PSM modulation mode is used to reduce circuit static power and DC loss, while P ac and output ripple are not increased, providing high very light load efficiency. Referring to Fig. 4 , since the ripple voltage of VFB, which is derived from the output voltage via a feedback resistor divider, is usually determined by the difference between REF3 and REF4, the reasonable configuration of the voltage REF3 and REF4 can be used to obtain smaller output ripple.
The difference of control loop between PFM and PSM mode is below. For the PSM structure under light load, the modulating frequency is decreased to reduce P dc and P ac , and the majority blocks of the loop of PFM control are also closed, including core sampling circuit current (Current Sense), the main operation amplifier (EA), overcurrent protection unit (OCP), slope compensation (V slope ), pulse width modulation comparator (PWM). At this time, the PSM control circuit is simplified and it only contains reference circuit, PSM control circuit, feedback resistors R1, and R2.
Simulation and measurement results
This paper proposes a synchronous buck converter based on SMIC 0.18 µm CMOS technology. The convertor has a wide output range and high efficiency under light load and low output ripple. The output capacitor is 4.7 µF. The simulations results are shown in Fig. 5 demonstrate that the output ripple is 23 mV with 5 mA load current under PSM mode.
The chip photo and package are shown in Fig. 6 . Fig. 7 shows the waveforms of output voltage and SW side under different mode. The input voltage is 4 V, the output voltage is 1.8 V, the output capacitor is 10 µF and the output inductor is 2.2 µH. It can be seen that the circuit can operate properly in the all three operation modes. For PWM mode, one switching cycle of NMOS and PMOS power transistor is performed for each clock period. For PFM mode, the main loop is shielded once PFM is triggered and restarts after voltage begin to decrease. And for the new PSM mode, both NMOS power transistor and PMOS power transistor are only controlled by PSM comparator. Fig. 8 shows the test efficiency curves of circuit with load from 0.5 to 800 mA. Comparing with the traditional dual-modes, the light-load efficiency of the new PWM, PFM, and PSM tri-modes circuit shows a great improvement. For 1.8 V output, 0.5 mA loads, 20% efficiency improvement is achieved. While under 5 mA load, 10% efficiency improvement is achieved. Above 85% efficiency can be reached for load current from 5 to 800 mA. As a result, the efficiency of the proposed BUCK keeps at a relative high level over the full load range.
Since this work is part of a mobile phone PMU which uses BGA package and double base board, the power route of PCB cannot be the shortest path which is easily realized in single-chip application. As a result, the large parasitic resistors of the power route will make a lot of DC loss, which hence makes the efficiency of the proposed BUCK cannot reach the level of single-chip. Table I shows the perform- ance comparison with prior designs. It can be seen that the proposed work achieves a higher efficiency than work proposed in [3, 6, 9] with 1.8 V output. Although the efficiency of this work is lower than the products proposed in [11, 12] , the output ripple of the proposed BUCK, which is more important in mobile phone application, is much smaller than those of products proposed in [11, 12] .
Conclusions
In this paper, a tri-modes buck converter is presented for mobile phone application.
When the system is working in heavy load condition circuit operates in PWM mode, as the load gradually decreases, the circuit enters PFM mode to improve light load efficiency. As the load further reduce to 10 mA or less, it utilizes a new PSM structure by simplifying loop control, which will minimize static power system, thereby improving the efficiency of very light load DCM mode. The chip is available in a BGA package and does not need off-chip compensation. When the output is 1.8 V, the efficiency of the proposed BUCK is higher than 85% from 5 mA to 800 mA, and the output ripple is lower than 20 mV.
